Abstract-The current-voltage and noise characteristics of bridging silicon wires have been measured at room temperature. From the linear current-voltage characteristics the bulk and contact resistance contributions are extracted and modeled. The excess noise observed at low frequencies is interpreted in terms of bulk and contact noise contributions, with the former comparable, in terms of Hooge parameter values, to the low noise levels observed in high-quality silicon devices. The contact noise is significant in some devices and is attributed to the impinging end of the bridging nanowires.
I. INTRODUCTION
T HE fabrication and characterization of nanostructures are currently receiving significant interest from the research community. The tremendous advances in process control achieved in the last decade have enabled researchers to fabricate novel structures with feature sizes in the nanometer range and to explore their properties. At the same time, the current state-of-the-art silicon CMOS technology has already been scaled down to nanometer feature sizes and is approaching the physical lower limit of beneficial scaling. These trends motivate a search for device structures that may take the place of the current technology. One major limitation of conventional nanofabrication technology is lithography. The error in multiple mask alignments and the cost and complexity of advanced lithography tools limit the smallest feature sizes that can be economically achieved. For this reason a focus of current research is the development of devices that can "self-assemble" without the need for fine-scale lithography. Carbon nanotubes [1] and recently reported bridging silicon nanowires [2] belong in this category.
We present here the results of a noise study on lateral, bridging silicon nanowires. The results of the device resistance S. Reza is with the University of Florida, Gainesville, FL 32601 USA (e-mail: sreza@ieee.org).
G. analysis, a proposed model, and a noise comparison with carbon nanotubes will also be presented. The noise of carbon nanotubes is reported to be unusually high [3] and the origin of the noise is still unknown. Until a way to minimize this noise is found, the applicability of carbon nanotubes in electronic systems is substantially limited. Our study shows that the Si nanowires are orders of magnitude less noisy than carbon nanotubes, and that the main source of the noise is in the nanowire-bulk contact, which allows the possibility of optimizing the contact structure and reducing the noise even further.
II. EXPERIMENTAL METHODS

A. Description and Sample Preparation
Silicon nanobridges were grown between electrically isolated electrodes formed from the top silicon layer of (110)-oriented silicon-on-insulator substrates. Approximately 1 nm Au was deposited on the (111)-oriented sides of the electrodes and annealed in a H ambient at 670 C to form nanoscale Au-Si alloy catalyst islands. The structure was then exposed to a mixture of 15 sccm SiH , 60 sccm HCl, and 30 sccm B H (100 ppm in H ) in a H ambient at 680 C and a total pressure of 1.3 kPa for 30 min to grow nanowires bridging between electrodes with a separation of 10 m or less. Before nanowire growth reactive ion etching was used to remove Au catalyst from all areas of the substrate other than the sidewalls. This helped suppress the uncatalyzed growth of Si between electrodes, ensuring good electrical isolation. Details of the fabrication process for the bridging nanowires are reported in [4] .
The sample was mounted on a TO-8 package using conductive epoxy and wire bonded. After the measurements were complete, the sample was imaged using a Hitachi S-4000 scanning electron microscope (SEM). An SEM image is shown in Fig. 1 . The number and dimensions of the nanowires between electrodes in the devices under study were measured using the SEM and are summarized in Table I .
B. Resistance Measurements
The I-V characteristics of the devices were measured using an HP4145B semiconductor parameter analyzer. The devices were found to be very linear over the voltage range of 5 V. The device resistance calculated from the slope of the I-V plot (see Table II ) is the parallel combination of the resistances of the bridging wires in the device, i.e.,
where is the number of wires in the device. The total resistance of an individual wire is the sum of bulk resistance and contact resistance, i.e.,
The bulk resistance of a wire is related to the bulk resistivity by (3) where and are the radius and length of wire , respectively. The effective resistivity of a device is calculated from the measured resistances and the dimensions of the wires measured from SEM images using So the effective resistivity calculated using (4) is equal to the bulk resistivity only in the absence of contact resistance and greater otherwise.
C. Noise Measurements
The voltage noise spectral density was measured with an HP3561A low-frequency spectrum analyzer for frequencies between 10 Hz and 100 kHz. The device was current biased during the noise measurement. The measured voltage noise density was converted into current noise density, using [5] (6)
The noise observed is a combination of frequency-dependent excess noise and a frequency-independent noise floor (Fig. 2) . The noise floor was found to be equal to the thermal noise given by (7) where is the Boltzmann constant and is the absolute temperature. No new information can be extracted from the thermal noise, so the focus of this work is on the excess noise. The excess noise was calculated by subtracting the thermal noise from the total measured noise. The excess noise was interpreted assuming a frequency dependence and modeled as [5] ( 8) where is the dc current, is the frequency, and and are constants. The values of and were estimated by fitting a line to the experimental data as shown in Fig. 2 . The parameter was found to be almost equal to unity, as expected for -type noise. The parameter represents the relative magnitude of the noise (see Table II ).
III. RESISTANCE AND NOISE MODELING
Both the resistance and the noise coefficient show significant variations from device to device. However the plot of versus ( Fig. 3) shows that the devices from both wafers that have the lowest effective resistivity also generally show the lowest noise. Based on our earlier discussion, these devices can be identified as the devices with low contact resistance. The fact that the low-noise devices also have low contact resistance suggests that the source of the noise is the contact. To check this possibility further a model for the resistance was developed and will be presented next.
A. Resistance Model
Bulk resistivity was calculated from the devices with the lowest resistivity and noise. As these devices have the lowest contact resistance, the resistivity calculated using (4) and initially neglecting contact resistance gives the best estimate of the bulk resistivity. The carrier density is related to the bulk resistivity by the following expression: (9) where is the hole mobility and is the electron charge. The corresponding carrier densities calculated using the resistivity versus impurity-concentration relationship for bulk Si at 300 K [6] , are 5 10 cm and 1.3 10 cm for wafers 1 and 2, respectively. Cui et al. [7] reported that the carrier mobility in highly doped silicon nanowires is comparable to that observed in bulk silicon. Consequently the above listed values are assumed to be good estimates of the nanowire carrier densities. The bulk resistances of all other devices were calculated using these carrier concentrations. Note that dopant fluctuation is ignored in our analysis. This is a reasonable assumption given the large number of dopant atoms per wire. Also the physical diameters of the nanowire are used in the calculation. Due to the presence of surface charge, the surface region of the nanowire is expected to be depleted and as a result the effective diameter becomes less than the physical diameter. The depletion width depends on the surface charge density and the number of traps filled. Our initial estimate of surface charge density is 2 10 cm . Our calculation shows that for the worst case scenario, the model presented here remains valid. Since the surface charge density is not well characterized at this time, the analysis using the physical diameters of the nanowires is presented.
From the devices containing only one nanowire, the contact resistance was obtained from (10) It was observed that the contact resistance is inversely proportional to the cross-sectional area with a proportionality constant of 1.69 10 cm , i.e.,
This model was applied to all other devices to calculate the contact resistance. The minimum and maximum contact resistances obtained from (11) for individual nanowires were 48.9 k and 383 k , respectively. The total resistance was calculated by combining the calculated contact and the bulk resistances. A plot of the measured resistance and the resistance calculated using the above model is shown in Fig. 4 . The plot shows good agreement between the measured and the calculated resistance for all devices except for two devices.
Our model suggests a common mechanism for the contact resistance in all devices, most likely resulting from the interface between the impinging end of the nanowire and the sidewall. The base end of the nanowire is connected epitaxially to the silicon sidewall, and thus the contact resistance on this side should be negligible. On the impinging side however, the nanowire makes contact to the silicon electrode through the pinholes of the native oxide [8] , so the contact resistance on this side is expected to be dominant. It is possible for the actual contact area to be different from the wire cross section, because the nanowire has to burrow through a native oxide layer. However, the good fit of the model indicates that for all but two of the nanowires, the impinging contacts are very uniform. A closer SEM examination of these two devices showed a nanowire with a contact area much smaller than the cross section of the nanowire, which may explain why these two are different from the other devices. These two devices were not used for noise modeling.
B. Noise Model
A simple noise model in terms of the bulk and contact resistances discussed above is proposed. The circuit diagram of the model is shown in Fig. 5 . From this circuit, the measured open-circuited noise voltage across the terminals is given by (12) where and are the noise current source and the resistance respectively for the bulk region, and and are the noise current source and the resistance, respectively, for the contact region of a wire. From (12) the total voltage noise spectral density in terms of the individual current noise spectral densities is given by (13) where and are the current noise densities of the bulk and contact noise sources, respectively.
From (13), with the total resistance , the total current noise spectral density can be written as (14) Using (8) The Hooge parameters were calculated from the devices with the lowest resistivity and noise. As these devices have the lowest contact resistance, the calculated using (27) gives the best estimate of the bulk Hooge parameter. The calculated Hooge parameters are 1.1 10 and 7.5 10 for wafer 1 and wafer 2, respectively. In general, the value of the Hooge parameter is a good indicator of the process quality, and the values obtained for the Si nanowires are comparable to Hooge parameters for modern low noise silicon bulk devices [9] . Using these calculated Hooge parameters the bulk and contact noise values for the other devices were calculated using (20), (21), and (26).
However, unlike bulk noise, there is no known model for contact noise, so the contact noise magnitude per wire cannot be calculated directly from (21). To calculate the contact noise it is necessary to assume a functional dependence between the noise magnitude and some physical parameter such as the radius or length. One can expect the contact noise to be some function of radius but independent of length. Hence, the following model for the contact noise was adopted:
where is the radius of the nanowire. The exponent determines how the noise is related to the physical parameter of the corresponding nanowire. For example, for and , the noise is independent, proportional to the radius and proportional to the cross-sectional area respectively. The values for tested for a fit were 3, 2, 1, 0, 1, 2, and 3. The best fit to the data was obtained for , in other words the best-fit model suggests the relative noise is inversely proportional to the cross-sectional area of the nanowire, i.e., (29) The proportionality constants for wafers 1 and 2 are 4. 7 10 cm and 4.6 10 cm , respectively. Comparing (11) and (29) (30) This model suggests that the contact noise is proportional to the contact resistance, which is reasonable, considering that both the noise and the resistance indicate the quality of the contact. The calculated contact noise from measurements and the modeled noise are shown in Fig. 6 . The plot shows good agreement between the model and the measured noise and also shows that the agreement is worse if the magnitudes of the bulk and contact noise components become comparable. This is expected because the calculation involves subtracting two statistical quantities; consequently, when the magnitudes of the two noise components are comparable, the error in calculated using (22) will become higher.
IV. SUMMARY AND CONCLUSION
The resistance model presented enables the calculation of the bulk and contact components of the resistance. The contact resistance is believed to originate from the impinging end of the nanowire where the nanowire connects to the uncatalyzed silicon layer. To estimate the relative magnitudes of the bulkand contact-resistance components, consider a typical nanowire with a length and radius of 8 m and 50 nm, respectively. For a doping level of 1 10 cm , the bulk resistance is 424 k . The contact resistance calculated from the model is 215 k , and is a significant portion of the total resistance. It can probably be reduced by improved processing. The bulk noise coefficient for this nanowire for a Hooge parameter of 1 10 is 5 10 . The noise coefficient for the contact noise from the model is 1 10 , for a proportionality constant of 1 10 . Hence, the contact noise is the dominant noise mechanism in this nanowire. The likely mechanism for noise in the case of our devices is carrier trapping-detrapping in defects producing the well-known -like number fluctuation noise spectra [10] . The impinging end of the wire, where contact to the silicon electrode is made through possibly pinholes in the native oxide, is expected to be defect rich and thus the dominant source of contact noise whereas the base end of the nanowire is connected epitaxially to the silicon sidewall creating a defect lean, lower noise contact configuration. Furthermore because of the higher resistance on the impinging side, any fluctuations in this contact will couple out more to the device contacts. Now, a comparison between the noise characteristics of the measured nanowires and carbon nanotubes will be presented. As mentioned earlier, the noise in carbon nanotubes is reported to be unusually high [3] , and the origin of this noise is still a subject of active research. The resistance in a carbon nanotube is mostly at the contact, and bulk resistance is negligible, as it is a one-dimensional mesoscopic quantum device [11] . So, for a fair comparison, the noise in carbon nanotubes will be compared with the contact noise of the nanowires. The quantity (the ratio between the noise coefficient and the resistance) for a carbon nanotube can serve as a figure of merit for noise magnitude, and it was found to be approximately equal to 10 for single wall carbon nanotubes [3] . The quantity for the contact region of the silicon nanowire (i.e., ) from the model presented here is also a constant, and from (30) the values for wafer 1 and 2 are 2.8 10 and 2.7 10 , respectively. So it can be concluded that a silicon nanowire has at least two orders of magnitude better noise performance than a carbon nanotube, which we attribute to better quality contacts with a lower defect density. Our analysis also shows that the Hooge parameter, the figure of merit for bulk noise performance, is within the range of Hooge parameters for modern low noise bulk devices [9] . Because the contact was identified as the dominant source of noise, we can envision further noise reduction by optimizing the contact. Reducing the contact resistance can potentially reduce contact noise because they originate from a common mechanism, as indicated by (30); moreover, less contact noise will couple out into the remainder of the circuitry as the contact resistance becomes a smaller fraction of the total resistance. He is the director of the Integrated Nanodevices and Systems Research (Inano) of UC Davis, has authored or coauthored more than 70 journal and conference papers, edited four books and conference proceedings and holds two patents with more than 30 pending patents as an inventor or a coinventor. His work has covered a broad variety of topics: molecular electronic devices, synthesis, device applications and CMOS integration of semiconductor nanowires, ultrafast optoelectronic devices, high-power and linear gain-clamped semiconductor optical amplifiers, fiber optical communication systems, and RF photonic devices and links. He was the first to demonstrate the velocity-matched distributed balanced photodetectors with a record high linear photocurrents and an ultrafast response. He also worked on the first demonstration of ultra-fast resonant cavity enhanced (RCE) Schottky photodiodes. Currently, his main interests are in the areas of massively parallel incorporation of low-dimensional nanowire devices with conventional IC elements, employing processes compatible with mass manufacturing for potential applications in biochemical sensing, nanoelectronics, nanophotonics, memory, and logic devices for future computing.
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